View UPD78F9177_96166.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

DATA SHEET
PD78F9177, 78F9177Y
8-BIT SINGLE-CHIP MICROCONTROLLER
MOS INTEGRATED CIRCUIT
The PD78F9177 and PD78F9177Y are PD789177, 789177Y Subseries (small, general-purpose) in the 78K/0S Series. The PD78F9177 replaces the internal ROM of the PD789176 and PD789177 with flash memory, while the
PD78F9177Y replaces the ROM of the PD789176Y and PD789177Y with flash memory.
Because flash memory allows the program to be written and erased electrically with the device mounted on the board, this product is ideal for the evolution stages of system development, small-scale production and rapid development of new products. Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.
PD789167, 789177, 789167Y, 789177Y Subseries User's Manual: U14186E 78K/0S Series User's Manual Instruction: U11047E
FEATURES
* * * * * * * Pin compatible with mask ROM version (except VPP pin) Flash memory: 24 Kbytes High-speed RAM: 512 bytes Minimum instruction execution time can be changed from high-speed (0.4 s: @5.0-MHz operation with main system clock) to ultra-low-speed (122 s: @ 32.768-kHz operation with subsystem clock) 10-bit resolution A/D converter: 8 channels I/O ports: 31 Serial interface: 2 channels * 3-wire serial I/O mode / UART mode: 1 channel * SMB (PD78F9177Y only): 1 channel Timers: 6 channels * 16-bit timer: 1 channel * 8-bit timer/event counter: 2 channels * 8-bit timer: 1 channel * Watch timer: 1 channel * Watchdog timer: 1 channel On-chip 16-bit multiplier Power supply voltage: VDD = 1.8 to 5.5 V
*
* *
The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.
Document No. U14022EJ1V0DS00 (1st edition) Date Published August 2000 NS CP(K) Printed in Japan
The mark
shows major revised
(c)
2000
PD78F9177, 78F9177Y
APPLICATIONS
Power windows, battery management unit, side air bags, etc
ORDERING INFORMATION
(1) PD78F9177
Part Number Package 44-pin plastic QFP (10 x 10)
PD78F9177GB-8ES
(2) PD78F9177Y
Part Number Package 44-pin plastic LQFP (10 X 10) 48-pin plastic TQFP (fine pitch) (7 X 7)
PD78F9177YGB-8ES PD78F9177YGA-9EU
2
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
78K/0S SERIES DEVELOPMENT
The products in the 78K/0S Series are listed below. The names enclosed in boxes are subseries names.
Products under mass production Products under development Y subseries supports SMB.
Small, general-purpose 44 pins 42/44 pins 28 pins
PD789046 PD789026 PD789014
PD789026 with subsystem clock added PD789014 with timer reinforced and ROM and RAM expanded
UART. Low-voltage (1.8-V) operation
Small, general-purpose + A/D
44 pins 44 pins 30 pins 30 pins 30 pins 30 pins 30 pins 30 pins
PD789177 PD789167 PD789156 PD789146 PD789134A PD789124A PD789114A PD789104A
PD789177Y PD789167Y
PD789167 with improved A/D PD789104A with improved timer PD789146 with improved A/D PD789104A with EEPROM added PD789124A with improved A/D RC oscillation model of PD789104A PD789104A with improved A/D PD789026 with A/D and multiplier added
For inverter control 44 pins 78K/0S series 80 pins 80 pins 64 pins 64 pins 64 pins 64 pins 64 pins 64 pins
PD789842
For driving LCD
Internal inverter control circuit and UART
PD789417A PD789407A PD789456 PD789446 PD789436 PD789426 PD789316 PD789306
PD789407A with improved A/D PD789456 with improved I/O PD789446 with improved A/D PD789426 with improved display output PD789426 with improved A/D PD789306 with A/D added RC oscillation model of PD789306
Basic subseries for driving LCD
For driving Dot LCD 144 pins 88 pins
PD789835 PD789830
For ASSP
Segment/common output: 96 pins Segment: 40 pins, common: 16 pins
52 pins 52 pins 44 pins 44 pins 20 pins 20 pins
PD789467 PD789327 PD789800 PD789840 PD789861 PD789860
PD789327 with A/D added For remote controller. Internal LCD controller/driver For PC keyboard. Internal USB function For key pad. Internal POC RC oscillation model of PD789860 For keyless entry. Internal POC and key return circuit
Data Sheet U14022EJ1V0DS00
3
PD78F9177, 78F9177Y
The major differences between subseries are shown below.
Function Subseries Name Timer 8-bit 1 ch 16-bit 1 ch Watch WDT 1 ch - 2 ch 3 ch - 1 ch 1 ch 1 ch - 8 ch 1 ch - - 4 ch 8 ch - 4 ch - 4 ch 4 ch - 4 ch 3 ch Note 1 ch 1 ch 8 ch - 4 ch - - 1 ch (UART: 1 ch) 30 pins 4.0 V - 20 pins Internal EEPROM RC oscillation version - 22 pins 1 ch (UART: 1 ch) 31 pins 1.8 V - 1 ch VDD MIN Value 1.8 V
ROM Capacity
8-bit A/D -
10-bit A/D -
Serial Interface
I/O
Remark
Small, PD789046 16 K generalPD789026 4 K-16 K purpose PD789014 2 K-4 K Small, PD789177 16 K-24 K generalPD789167 purpose PD789156 8 K-16 K + A/D
1 ch (UART:1 ch)
34 pins
-
PD789146 PD789134A 2 K-8 K PD789124A PD789114A PD789104A
For inverter control
PD789842 8 K-16 K
For LCD PD789417A 12 K-24 K driving PD789407A
3 ch
1 ch
1 ch
1 ch 7 ch
7 ch - 6 ch - 6 ch -
1 ch (UART: 1 ch) 43 pins
1.8 V
-
PD789456 12 K-16 K PD789446 PD789436 PD789426 PD789316 8 K to 16K PD789306
For Dot LCD driving ASSP
2 ch
- 6 ch - 6 ch -
30 pins
40 pins
2 ch (UART: 1 ch) 23 pins
RC oscillation version -
PD789835 24 K-60 K PD789830 24 K PD789467 4 K-24 K PD789327 PD789800 8 K PD789840 PD789861 4 K
6 ch 1 ch 2 ch
- 1 ch -
1 ch
1 ch
3 ch -
-
1 ch
28 pins 30 pins
1.8 V 2.7 V 1.8 V
-
1 ch
1 ch
1 ch -
- 1 ch
-
18 pins 21 pins 31 pins 29 pins
Internal LCD -
2 ch
1 ch
-
1 ch
- 4 ch
2 ch (USB: 1 ch) 1 ch -
4.0 V 2.8 V 1.8 V
-
-
14 pins
RC oscillation version, Internal EEPROM Internal EEPROM
PD789860
Note 10-bit timer: 1 channel
4
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
OVERVIEW OF FUNCTIONS
Item Internal memory Flash memory High-speed RAM Minimum instruction execution time 24 Kbytes 512 bytes * 0.4/1.6 s (@5.0-MHz operation with main system clock) * 122 s (@ 32.768-kHz operation with subsystem clock) 8 bits x 8 registers * 16-bit operations * Bit manipulations (set, reset, test) 8 bits x 8 bits = 16 bits Total: * CMOS input: * CMOS I/O: * N-ch open drain: A/D converters Serial interfaces Timers 10-bit resolution x 8 channels 3-wire serial I/O/UART : 1 channel * * * * * 16-bit timer:1 channel 8-bit timer/event counter:2 channels 8-bit timer:1 channel Watch timer:1 channel Watchdog timer:1 channel * 3-wire serial I/O / UART: 1 channel * SMB: 1 channel 31 8 17 6
PD78F9177
PD78F9177Y
General-purpose registers Instruction set
Multiplier I/O ports
Timer output Buzzer output Vectored interrupt sources Non-maskable Power supply voltage Operating ambient temperature Package Maskable
4 output 1 Internal: 10, External: 4 (PD78F9177) Internal: 12, External: 4 (PD78F9177Y) Internal: 1 VDD = 1.8 to 5.5 V TA = -40C to +85C 44-pin plastic LQFP (10 x 10) * 44-pin plastic LQFP (10 X10) * 48-pin plastic TQFP (fine pitch) (7 x 7)
Data Sheet U14022EJ1V0DS00
5
PD78F9177, 78F9177Y
CONTENTS
1. 2. 3.
PIN CONFIGURATION (TOP VIEW) ................................................................................................. BLOCK DIAGRAM............................................................................................................................. PIN FUNCTIONS................................................................................................................................
3.1 3.2 3.3 Port Pins .................................................................................................................................................. Non-Port Pins.......................................................................................................................................... Pin I/O Circuits and Recommended Connection of Unused Pins ......................................................
7 10 11
11 12 13
4. 5.
CPU ARCHITECTURE....................................................................................................................... FLASH MEMORY PROGRAMMING ................................................................................................
5.1 5.2 5.3 5.4 Selecting Communication Mode .......................................................................................................... Function of Flash Memory Programming ............................................................................................ Flashpro III Connection Example ......................................................................................................... Example of Settings for Flashpro III (PG-FP3) ....................................................................................
15 16
16 17 17 19
6.
INSTRUCTION SET OVERVIEW ......................................................................................................
6.1 6.2 Conventions ........................................................................................................................................... Operations ..............................................................................................................................................
20
20 22
7. 8. 9.
ELECTRICAL SPECIFICATIONS...................................................................................................... CHARACTERISTICS CURVES ........................................................................................................ PACKAGE DRAWING ......................................................................................................................
27 45 46 48 49 50 52
10. RECOMMENDED SOLDERING CONDITIONS ............................................................................... APPENDIX A. DIFFERENCES BETWEEN PD78F9177, 78F9177Y, AND MASK ROM VERSIONS...... APPENDIX B. DEVELOPMENT TOOLS ............................................................................................... APPENDIX C. RELATED DOCUMENTS ...............................................................................................
6
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
1. PIN CONFIGURATION (TOP VIEW)
* 44-pin plastic LQFP (10 x 10)
PD78F9177GB-8ES PD78F9177YGB-8ES
AVREF AVDD VSS1 P53 P52 P51 P50 P05 P04 P03 P02
P60/ANI0 P61/ANI1 P62/ANI2 P63/ANI3 P64/ANI4 P65/ANI5 P66/ANI6 P67/ANI7 AVSS P10 P11
44 43 42 41 40 39 38 37 36 35 34 1 33 2 3 4 5 6 7 8 9 10 32 31 30 29 28 27 26 25 24
P01 P00 P26/TO80 P25/TI80/SS20 VDD0 VSS0 X1 X2 RESET XT1 XT2
11 23 12 13 14 15 16 17 18 19 20 21 22
P21/SO20/TXD20
P22/SI20/RXD20
P23/SCL0Note
P30/INTP0/TI81/CPT90
P33/INTP3/TO82/BZO90
P20/SCK20/ASCK20
P31/INTP1/TO81
Note
The SCL0 and SDA0 pins are available in PD78F9177Y product only. Connect the VPP pin directly to VSS0 or VSS1.
Cautions 1.
2. Connect the AVDD pin to VDD0. 3. Connect the AVSS pin to VSS0.
P32/INTP2/TO90
P24/SDA0Note
VDD1
VPP
Data Sheet U14022EJ1V0DS00
7
PD78F9177, 78F9177Y
* 44-pin plastic QFP (fine pitch) (7 x 7)
PD78F9177YGA-9EU
AVREF AVDD P53 P52 IC0 P51 P50 P05 VSS1 P04 P03 P02
P60/ANI0 P61/ANI1 P62/ANI2 P63/ANI3 P64/ANI4 P65/ANI5 P66/ANI6 P67/ANI7 AVSS P10 P11 IC2 1 2 3 4 5 6 7 8 9 10 11 12 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 13 14 15 16 17 18 19 20 21 22 23 24
P01 P00 P26/TO80 P25/Tl80/SS20 VDD0 IC2 VSS0 X1 X2 RESET XT1 XT2
Cautions 1.
Connect the VPP pin directly to the VSS0 or VSS1 pin in normal operation mode.
2. Connect the IC0 (Internally Connected) pin directly to VSS0 or VSS1. 3. Leave the IC2 pin open. 4. Connect the AVDD pin to VDD0. 5. Connect the AVSS pin to VSS0.
8
P30/INTP0/Tl81/CPT90 P31/INTP1/TO81 P32/INTP2/TO90 P33/INTP3/TO82/BZO90 P20/SCK20/ASCK20 VDD1 IC2 P21/SO20/TxD20 P22/Sl20/RxD20 P23/SCL0 P24/SDA0 VPP
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
ANI0 to ANI7: ASCK20: AVDD: AVREF: AVSS: BZO90: CPT90: IC0
Note1 Note2
Analog Input Asynchronous Serial Input Analog Power Supply Analog Reference Voltage Analog Ground Buzzer Output Capture Trigger Input : Internally Connected
RESET: RxD20: SCK20: SCL0 SDA0 SI20: SO20: SS20: TI80, TI81:
Note2
Reset Receive Data Serial Clock (for SIO20) : : Serial Clock (for SMB0) Serial Data Serial Input Serial Output Chip Select Input Timer Input
Note2
,IC2
INTP0 to INTP3: Interrupt from Peripherals P00 to P05: P10, P11: P20 to P26: P30 to P33: P50 to P53: P60 to P67: Port 0 Port 1 Port 2 Port 3 Port 5 Port 6
TO80 to TO82, TO90: Timer Output TxD20: VDD0, VDD1: VPP: VSS0, VSS1: X1, X2: XT1, XT2: Transmit Data Power Supply Programming Power Supply Ground Crystal (Main System Clock) Crystal (Subsystem Clock)
Notes 1. The IC0 pin is available in 48-pin plastic TQFP (fine pitch) only. 2. The IC2, SCL0, and SDA0 pins are available in PD78F9177Y product only.
Data Sheet U14022EJ1V0DS00
9
PD78F9177, 78F9177Y
2. BLOCK DIAGRAM
TI80/SS20/P25 TO80/P26 TI81/INTP0/CPT90/P30 TO81/INTP1/P31 8-BIT TIMER/ EVENT COUNTER80 8-BIT TIMER/ EVENT COUNTER81 PORT0 P00-P05
PORT1
P10, P11
TO82/INTP3/BZO90/P33
8-BIT TIMER82
PORT2
P20-P26
CPT90/INTP0/TI81/P30 TO90/INTP2/P32 BZO90/INTP3/TO82/P33
16-BIT TIMER90
PORT3
P30-P33
WATCH TIMER
78K/0S CPU CORE
ROM
PORT5
P50-P53
WATCHDOG TIMER
PORT6
P60-P67
SCK20/ASCK20/P20 SO20/TXD20/P21 SI20/RXD20/P22 SS20/TI80/P25 SCL0/P23 SDA0/P24 ANI0/P60ANI7/P67 AVDD AVSS AVREF
SIO20 RAM
SYSTEM CONTROL
RESET X1 X2 XT1 XT2
SMBNote1 INTERRUPT CONTROL A/D CONVERTER INTP0/TI81/CPT90/P30 INTP1/TO81/P31 INTP2/TO90/P32 INTP3/TO82/BZO90/P33
MULTIPLIER
VDD0 VDD1
VSS0 VSS1
VPP IC0 Note2 IC2 Note3
Notes 1. SMB is available in PD78F9177Y product only. 2. 3. The IC0 pin is available in 48-pin plastic TQFP (fine pitch) only. The IC2 pin is available in PD78F9177Y product only.
10
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
3. PIN FUNCTIONS
3.1 Port Pins
I/O I/O Function Port 0 6-bit input/output port Input/output mode can be specified in 1-bit units When used as an input port, an on-chip pull-up resistor can be specified by software. Port 1 2-bit input/output port Input/output mode can be specified in 1-bit units When used as an input port, an on-chip pull-up resistor can be specified by software. Port 2 7-bit input/output port Input/output mode can be specified in 1-bit units For P20 to P22, P25, and P26, an on-chip pull-up resistor can be specified by software. Only P23 and P24 can be used as N-ch open-drain input/output port pins. After Reset Input Alternate Function -
Pin Name P00 to P05
P10, P11
I/O
Input
-
P20 P21 P22 P23 P24 P25 P26 P30 P31 P32 P33 P50 to P53
I/O
Input
SCK20/ASCK20 SO20/TxD20 SI20/RxD20 SCL0 SDA0
Note
Note
TI80/SS20 TO80 I/O Port 3 4-bit input/output port Input/output mode can be specified in 1-bit units On-chip pull-up resistor can be specified by software. Input INTP0/TI81/CPT90 INTP1/TO81 INTP2/TO90 INTP3/TO82/BZO90 I/O Port 5 4-bit N-ch open-drain input/output port Input/output mode can be specified in 1-bit units Port 6 8-bit input-only port Input -
P60 to P67
Input
Input
ANI0 to ANI7
Note PD78F9177Y only
Data Sheet U14022EJ1V0DS00
11
PD78F9177, 78F9177Y
3.2 Non-Port Pins
I/O Input Function External interrupt input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified After Reset Input Alternate Function P30/TI81/CPT90 P31/TO81 P32/TO90 P33/TO82/BZO90 Input Output I/O Input Input Input Output I/O I/O Input Input Output Output Output Output Output Input Input - - - Input - Input - - - - - Input - Positive power supply Positive power supply (other than ports) Ground potential Ground potential (other than ports) System reset input Sets flash memory programming mode. Applies high voltage when a program is written or verified. Connect directly to VSS0 or VSS1 in normal operation mode. IC0 IC2
Note2
Pin Name INTP0 INTP1 INTP2 INTP3 SI20 SO20 SCK20 SS20 ASCK20 RxD20 TxD20 SCL0 SDA0 TI80 TI81 TO80 TO81 TO82 TO90 BZO90 CPT90 ANI0 to ANI7 AVREF AVSS AVDD X1 X2 XT1 XT2 VDD0 VDD1 VSS0 VSS1 RESET VPP
Note1 Note1
Serial data input to serial interface Serial data output from serial interface Serial clock input/output for serial interface Chip select input to serial interface Serial clock input for asynchronous serial interface Serial data input for asynchronous serial interface Serial data output for asynchronous serial interface SMB0 clock input/output SMB0 data input/output External count clock input to 8-bit timer/event counter (TM80) External count clock input to 8-bit timer/event counter (TM81) 8-bit timer/event counter (TM80) output 8-bit timer/event counter (TM81) output 8-bit timer (TM82) output 16-bit timer (TM90) output 16-bit timer (TM90) Buzzer output Capture edge input A/D converter analog input A/D converter reference voltage A/D converter ground potential A/D converter analog power supply Connecting crystal resonator for main system clock oscillation Connecting crystal resonator for subsystem clock oscillation
Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input Input - - - - - - - - - - - Input -
P22/RxD20 P21/TxD20 P20/ASCK20 P25/TI80 P20/SCK20 P22/SI20 P21/SO20 P23 P24 P25/SS20 P30/INTP0/CPT90 P26 P31/INTP1 P33/INTP3/BZO90 P32/INTP2 P33/INTP3/TO82 P30/INTP0/TI81 P60 to P67 - - - - - - - - - - - - -
- -
Internally connected. Connect this pin directly to the VSS0 or VSS1 pin. Internally connected. Leave this pin open.
- -
- -
Note1
Notes 1. PD78F9177Y only. 2. 48-pin plastic TQFP (fine pitch) only.
12
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
3.3 Pin I/O Circuits and Recommended Connection of Unused Pins
The input/output circuit type of each pin and recommended connection of unused pins is shown in Table 3-1. For the input/output circuit configuration of each type, refer to Figure 3-1. Table 3-1. Type of I/O Circuit for Each Pin and Connection of Unused Pins
Pin Name P00 to P05 P10, P11 P20/SCK20/ASCK20 P21/SO20/TxD20 P22/SI20/RxD20 P23/SCL0
Note1 Note1
I/O Circuit Type 5-H
I/O I/O Input:
Recommended Connection of Unused Pins Independently connects to VDD0, VDD1 or VSS0, VSS1 via a resistor. Output: Leave open.
8-C
13-X
Input:
P24/SDA0
Independently connects to VDD0 or VDD1 via a resistor.
Output: Leave open. P25/TI80/SS20 P26/TO80 P30/INTP0/TI81/CPT90 P31/INTP1/TO81 P32/INTP2/TO90 P33/INTP3/TO82/BZO90 P50 to P53 13-T Input: Independently connects to VDD0 or VDD1 via a resistor. 8-C Independently connects to VDD0, VDD1 or VSS0, VSS1 via a resistor. Output: Leave open. Input: Input: Independently connects to VSS0 or VSS1 via a resistor.
Output: Leave open.
Output: Leave open. P60/ANI0 to P67/ANI7 XT1 XT2 RESET VPP IC0 IC2
Note2 Note1
9-C -
Input Input -
Connect directly to VDD0, VDD1 or VSS0, VSS1. Connect to VSS0 or VSS1. Leave open. - Connect directly to VSS0 or VSS1.
2 -
Input -
Leave open.
Notes 1. The IC2, SCL0, and SDA0 pins are available in PD78F9177Y product only. 2. 48-pin plastic TQFP (fine pitch) only.
Data Sheet U14022EJ1V0DS00
13
PD78F9177, 78F9177Y
Figure 3-1. Pin Input/Output Circuits
Type 2 Type 9-C
IN IN
P-ch N-ch AVSS
Comparator
+ -
VREF (Threshold voltage) Schmitt-triggered input with hysteresis characteristics Input enable
Type 5-H Pull-up enable VDD0 Data
VDD0
Type 13-T
P-ch IN/OUT Output data Output disable IN/OUT N-ch
P-ch
VSS0 Input enable Input buffer with intermediate withstand voltage
Output disable
N-ch VSS0
Input enable Type 8-C VDD0 Type 13-X
Pull-up enable VDD0 Data P-ch
P-ch IN/OUT Output data Output disable VSS0 IN/OUT N-ch
Output disable
N-ch VSS0
Input buffer with 5-V withstand voltage Comparator
14
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
4. CPU ARCHITECTURE
Products in the PD78F9177 and PD78F9177Y can access up to 64 Kbytes of memory space. Figure 4-1 shows the memory map. Figure 4-1. Memory Map
FFFFH Special function registers 256 x 8 bits FF00H FEFFH Internal high-speed RAM 512 x 8 bits FD00H FCFFH Reserved 6000H 5FFFH Program area 5FFFH
Data memory space
Program memory space
Internal flash memory 24576 x 8 bits
0080H 007FH CALLT table area 0040H 003FH 0024H 0023H Program area Vector table area 0000H
0000H
Data Sheet U14022EJ1V0DS00
15
PD78F9177, 78F9177Y
5. FLASH MEMORY PROGRAMMING
The on-chip program memory in the PD78F9177 and PD78F9177Y is flash memory. The flash memory can be written with the PD78F9177 and PD78F9177Y mounted on the target system (onboard). Connect the dedicated flash programmer (Flashpro III (part number: FL-PR3, PG-FP3)) to the host machine and target system to write the flash memory. Remark FL-PR3 is made by Naito Densei Machida Mfg. Co., Ltd. 5.1 Selecting Communication Mode
The flash memory is written by using Flashpro III and by means of serial communication. Select a communication mode from those listed in Table 5-1. To select a communication mode, the format shown in Figure 5-1 is used. Each communication mode is selected by the number of VPP pulses shown in Table 5-1. Table 5-1. Communication Mode
Communication Mode 3-wire serial I/O Pins Used SCK20/ASCK20/P20 SO20/TxD20/P21 SI20/RxD20/P22 SMB
Note1
Number of VPP Pulses 0
SCL0/P23 SDA0/P24
4
UART
TxD20/SO20/P21 RxD20/SI20/P22
8
Pseudo 3-wire mode
Note2
P00 (Serial clock input) P01 (Serial data output) P02 (Serial data input)
12
Notes 1. PD78F9177Y only 2. Serial transfer is performed by controlling a port by software. Caution Be sure to select a communication mode based on the VPP pulse number shown in Table 5-1.
Figure 5-1. Communication Mode Selection Format
10 V VPP VDD VSS 1 2 n
VDD RESET VSS
16
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
5.2 Function of Flash Memory Programming
By transmitting/receiving commands and data in the selected communication mode, operations such as writing to the flash memory are performed. Table 5-2 shows the major functions of flash memory programming. Table 5-2. Functions of Flash Memory Programming Function Batch erase Batch blank check Data write Batch verify Erases all contents of memory Checks erased state of entire memory Write to flash memory based on write start address and number of data written (number of bytes) Compares all contents of memory with input data Description
5.3
Flashpro III Connection Example
How the Flashpro III is connected to the PD78F9177 and PD78F9177Y differs depending on the communication mode (3-wired serial I/O, SMB, UART, or pseudo 3-wire mode). Figures 5-2 to 5-5 show the connection in the respective mode.
Figure 5-2. Flashpro III Connection in 3-wired Serial I/O Mode
Flashpro III VPPnNote VDD RESET CLK SCK SO SI GND
PD78F9177, 78F9177Y
VPP VDD0, VDD1, AVDD RESET X1 SCK20 SI20 SO20 VSS0, VSS1, AVSS
Note n = 1, 2
Data Sheet U14022EJ1V0DS00
17
PD78F9177, 78F9177Y
Figure 5-3. Flashpro III Connection in SMB Mode
Flashpro III VPPnNote VDD RESET CLK SO SI GND VPP VDD0, VDD1, AVDD RESET X1 SCL0 SDA0 VSS0, VSS1, AVSS
PD78F9177Y
Note n = 1, 2 Figure 5-4. Flashpro III Connection in UART Mode
Flashpro III VPPnNote VDD RESET CLK SO SI GND
PD78F9177, 78F9177Y
VPP VDD0, VDD1, AVDD RESET X1 RxD20 TxD20 VSS0, VSS1, AVSS
Note n = 1, 2 Figure 5-5. Flashpro III Connection in Pseudo Serial I/O Mode (When Port 0 is Used)
Flashpro III VPPnNote VDD RESET CLK SCK SO SI GND
PD78F9177, 78F9177Y
VPP VDD0, VDD1, AVDD RESET X1 P00 (Serial clock) P02 (Serial input) P01 (Serial output) VSS0, VSS1, AVSS
Note n = 1, 2
18
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
5.4 Example of Settings for Flashpro III (PG-FP3)
Set as follows when writing to flash memory using the Flashpro III (PG-FP3). <1> Download the parameter file. <2> Select the serial mode and the serial clock using the type command. <3> The following is a setting example using the PG-FP3. Table 5-3. Example Using PG-FP3
Communication mode 3-wired serial I/O mode Setting example using PG-FP3 COMM PORT CPU CLK SIO ch-0 On target board In Flashpro On target board SIO CLK In Flashpro SIO CLK SMB
Note2
Number of VPP pulses 0
Note1
4.1943 MHz 1.0 MHz 4.0 MHz 1.0 MHz IIC-ch0 10H 100 kHz In Flashpro 4.0 MHz 01.00 UART-ch0 On target board 4.1943 MHz 9600 bps Port A On target board In Flashpro
Note4 Note3
COMM PORT SLAVE ADDRESS IIC CLOCK CPU CLOCK Flashpro Clock Multiple Rate
4
UART
COMM PORT CPU CLK On target board UART BPS
8
Pseudo 3-wire mode
COMM PORT CPU CLK
12
On target board SIO CLK In Flashpro SIO CLK
4.1943 MHz 1.0 MHz 4.0 MHz 1.0 MHz
Notes 1. The number of VPP pulses supplied from the Flashpro III during serial communication initialization. The pins to be used in communication are determined by this number of pulses. 2. 3. 4. Remark
PD78F9177Y only.
Select one of 4.0 MHz or 3.125 MHz. Select one of 9600 bps, 19200 bps, 38400 bps, or 76800 bps. COMM PORT : Selection of serial port SIO CLK CPU CLK : Selection of serial clock frequency : Selection of CPU clock source to be input
Data Sheet U14022EJ1V0DS00
19
PD78F9177, 78F9177Y
6. INSTRUCTION SET OVERVIEW
This section lists the PD78F9177 and PD78F9177Y instruction set. 6.1 Conventions 6.1.1 Operand identifiers and description methods Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for detail). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, $, and [ ], are keywords and must be described as they are. Each symbol has the following meaning. * * #: Immediate data specification !: Absolute address specification * * $: Relative address specification
[ ]: Indirect address specification
In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #,!, $, or [ ] symbols. For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description. Table 6-1. Operand Identifiers and Description Methods
Identifier r rp sfr saddr saddrp addr16 addr5 word byte bit Description Method X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7), AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special function register symbol FE20H to FF1FH immediate data or label FE20H to FF1FH immediate data or label (even address only) 0000H to FFFFH immediate data or label (Only even addresses for 16-bit data transfer instructions) 0040H to 007FH immediate data or label (even address only) 16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label
20
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
6.1.2 Descriptions of the operation field A: X: B: C: D: E: H: L: AX: BC: DE: HL: PC: SP: PSW: CY: AC: Z: IE: NMIS: ( ): XH, XL: : : : : addr16: jdisp8: A register; 8-bit accumulator X register B register C register D register E register H register L register AX register pair; 16-bit accumulator BC register pair DE register pair HL register pair Program counter Stack pointer Program status word Carry flag Auxiliary carry flag Zero flag Interrupt request enable flag Non-maskable interrupt servicing flag Memory contents indicated by address or register contents in parentheses Higher 8 bits and lower 8 bits of 16-bit register Logical product (AND) Logical sum (OR) Exclusive OR Inverted data 16-bit immediate data or label Signed 8-bit data (displacement value)
6.1.3 Description of the flag operation field (Blank): 0: 1: x: R: Not affected Cleared to 0 Set to 1 Set/cleared according to the result Previously saved value is restored
Data Sheet U14022EJ1V0DS00
21
PD78F9177, 78F9177Y
6.2 Operations
Flags Mnemonic MOV Operand r. #byte saddr, #byte sfr, #byte A, r r, A
Note 1
Bytes 3 3 3 2 2 2 2 2 2 3 3 3 2 2 1 1 1 1 2 2 1 2 2 2 1 1 2 3 2 2 1 1
Clock 6 6 6 4 4 4 4 4 4 8 8 6 4 4 6 6 6 6 6 6 4 6 6 6 8 8 8 6 6 8 4 4 r byte (saddr) byte sfr byte Ar rA A (saddr) (saddr) A A sfr sfr A A (addr16) (addr16) A PSW byte A PSW PSW A A (DE) (DE) A A (HL) (HL) A A (HL + byte) (HL + byte) A A X A r A (saddr) A (sfr) A (DE) A (HL) A (HL+byte) rp word AX (saddrp) (saddrp) AX AX rp rp AX
Operation Z AC CY
Note 1
A, saddr saddr, A A, sfr sfr, A A, !addr16 !addr16, A PSW, #byte A, PSW PSW, A A, [DE] [DE], A A, [HL] [HL], A A, [HL + byte] [HL + byte], A XCH A, X A, r
Note 2
x
x
x
x
x
x
A, saddr A, sfr A, [DE] A, [HL] A, [HL + byte] MOVW rp, #word AX, saddrp saddrp, AX AX, rp rp, AX
Note 3
Note 3
Notes 1. Except r = A 2. Except r = A, X 3. Only when rp = BC, DE, HL Remark One clock of an instruction is one clock of the CPU clock (fCPU) selected using the processor clock control register (PCC).
22
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
Flags Mnemonic XCHW ADD Operand AX, rp
Note
Bytes 1 2 3 2 2 3 1 2 2 3 2 2 3 1 2 2 3 2 2 3 1 2 2 3 2 2 3 1 2
Clock 8 4 6 4 4 8 6 6 4 6 4 4 8 6 6 4 6 4 4 8 6 6 4 6 4 4 8 6 6 AX rp A, CY A + byte
Operation Z AC CY
A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte]
x x x x x x x x x x x x x x x x x x x x x x x x x x x x
x x x x x x x x x x x x x x x x x x x x x x x x x x x x
x x x x x x x x x x x x x x x x x x x x x x x x x x x x
(saddr), CY (saddr) + byte A, CY A + r A, CY A + (saddr) A, CY A + (addr16) A, CY A + (HL) A, CY A + (HL + byte) A, CY A + byte + CY (saddr), CY (saddr) + byte + CY A, CY A + r + CY A, CY A+ (saddr) + CY A, CY A+ (addr16) +CY A, CY A + (HL) + CY A, CY A+ (HL + byte) + CY A, CY A - byte (saddr), CY (saddr) - byte A, CY A - r A, CY A - (saddr) A, CY A - (addr16) A, CY A - (HL) A, CY A - (HL + byte) A, CY A - byte - CY (saddr), CY (saddr) - byte - CY A, CY A - r - CY A, CY A - (saddr) - CY A, CY A - (addr16) - CY A, CY A - (HL) - CY A, CY A - (HL + byte) - CY
ADDC
A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte]
SUB
A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte]
SUBC
A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte]
Note Only when rp = BC, DE, HL Remark One clock of an instruction is one clock of the CPU clock (fCPU) selected using the processor clock control register (PCC).
Data Sheet U14022EJ1V0DS00
23
PD78F9177, 78F9177Y
Flags Mnemonic AND Operand A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] OR A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] XOR A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] CMP A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] ADDW SUBW CMPW INC AX, #word AX, #word AX, #word r saddr DEC r saddr Bytes 2 3 2 2 3 1 2 2 3 2 2 3 1 2 2 3 2 2 3 1 2 2 3 2 2 3 1 2 3 3 3 2 2 2 2 Clock 4 6 4 4 8 6 6 4 6 4 4 8 6 6 4 6 4 4 8 6 6 4 6 4 4 8 6 6 6 6 6 4 4 4 4 A A byte (saddr) (saddr) byte AAr A A (saddr) A A (addr16) A A (HL) A A (HL + byte) A A byte (saddr) (saddr) byte AAr A A (saddr) A A (addr16) A A (HL) A A (HL + byte) A A byte (saddr) (saddr) byte AAr A A (saddr) A A (addr16) A A (HL) A A (HL + byte) A - byte (saddr) - byte A-r A - (saddr) A - (addr16) A - (HL) A - (HL + byte) AX, CY AX + word AX, CY AX - word AX - word rr+1 (saddr) (saddr) + 1 r r- 1 (saddr) (saddr) - 1 Operation Z x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x x AC CY
Remark
One clock of an instruction is one clock of the CPU clock (fCPU) selected using the processor clock control register (PCC).
24
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
Flags Mnemonic INCW DECW ROR ROL RORC ROLC SET1 rp rp A, 1 A, 1 A, 1 A, 1 saddr.bit sfr.bit A.bit PSW.bit [HL].bit CLR1 saddr.bit sfr.bit A.bit PSW.bit [HL].bit SET1 CLR1 NOT1 CALL CY CY CY !addr16 Operand Bytes 1 1 1 1 1 1 3 3 2 3 2 3 3 2 3 2 1 1 1 3 Clock 4 4 2 2 2 2 6 6 4 6 10 6 6 4 6 10 2 2 2 6 rp rp + 1 rp rp - 1 (CY, A7 A0, Am-1 Am) x 1 (CY, A0 A7, Am+1 Am) x 1 (CY A0, A7 CY, Am-1 Am) x 1 (CY A7, A0 CY, Am+1 Am) x 1 (saddr.bit) 1 sfr.bit 1 A.bit 1 PSW.bit 1 (HL).bit 1 (saddr.bit) 0 sfr.bit 0 A.bit 0 PSW.bit 0 (HL).bit 0 CY 1 CY 0 CY CY (SP - 1) (PC + 3)H, (SP - 2) (PC + 3)L, PC addr16, SP SP - 2 (SP - 1) (PC + 1)H, (SP - 2) (PC + 1)L, PCH (00000000, addr5 + 1) PCL (00000000, addr5) SP SP - 2 PCH (SP + 1), PCL (SP), SP SP + 2 PCH (SP + 1), PCL (SP), PSW (SP + 2), SP SP + 3, NMIS 0 (SP - 1) PSW, SP SP - 1 (SP - 1) rpH, (SP - 2) rpL, SP SP -- 2 PSW (SP), SP SP + 1 rpH (SP + 1), rpL (SP), SP SP + 2 SP AX AX SP R R R R R R 1 0 x x x x x x x x x x x Operation Z AC CY
CALLT
[addr5]
1
8
RET
1
6
RETI
1
8
PUSH
PSW rp
1 1
2 4
POP
PSW rp
1 1
4 6
MOVW
SP, AX AX, SP
2 2
8 6
Remark
One clock of an instruction is one clock of the CPU clock (fCPU) selected using the processor clock control register (PCC).
Data Sheet U14022EJ1V0DS00
25
PD78F9177, 78F9177Y
Flags Mnemonic BR Operand !addr16 $addr16 AX BC BNC BZ BNZ BT $addr16 $addr16 $addr16 $addr16 saddr.bit, $saddr16 Bytes 3 2 1 2 2 2 2 4 Clock 6 6 6 6 6 6 6 10 PC addr16 PC PC + 2 + jdisp8 PCH A, PCL X PC PC + 2 + jdisp8 if CY = 1 PC PC + 2 + jdisp8 if CY = 0 PC PC + 2 + jdisp8 if Z = 1 PC PC + 2 + jdisp8 if Z = 0 PC PC + 4 + jdisp8 if (saddr. bit) = 1 PC PC + 4 + jdisp8 if sfr. bit = 1 PC PC + 3 + jdisp8 if A. bit = 1 PC PC + 4 + jdisp8 if PSW. bit = 1 PC PC + 4 + jdisp8 if (saddr. bit) = 0 PC PC + 4 + jdisp8 if sfr. bit = 0 PC PC + 3 + jdisp8 if A. bit = 0 PC PC + 4 + jdisp8 if PSW. bit = 0 B B - 1, then PC PC + 2 + jdisp8 if B 0 C C - 1, then PC PC + 2 + jdisp8 if C 0 (saddr) (saddr) - 1, then PC PC + 3 + jdisp8 if (saddr) 0 No Operation IE 1 (Enable Interrupt) IE 0 (Disable Interrupt) Set HALT Mode Set Stop Mode Operation Z AC CY
sfr.bit, $addr16 A.bit, $saddr16 PSW.bit $addr16 BF saddr.bit, $addr16
4 3 4 4
10 8 10 10
sfr.bit, $addr16 A.bit, $addr16 PSW.bit, $addr16 DBNZ B, $addr16
4 3 4 2
10 8 10 6
C, $addr16
2
6
saddr, $addr16
3
8
NOP EI DI HALT STOP
1 3 3 1 1
2 6 6 2 2
Remark
One clock of an instruction is one clock of the CPU clock (fCPU) selected using the processor clock control register (PCC).
26
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
7. ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings (TA = 25C)
Parameter Supply voltage Symbol VDD AVDD AVREF VPP Input voltage VI1 VI2 VI3 Output voltage Output current, high VO IOH Per pin Total for all pins Output current, low IOL Per pin Total for all pins Operating ambient temperature TA In normal operation mode During flash memory programming Storage temperature Tstg Pins other than P50 to P53, P23, P24 P23, P24 P50 to P53 Conditions AVDD - 0.3 V VDD AVDD + 0.3 V AVREF AVDD + 0.3 V AVREF VDD + 0.3 V -0.3 to +10.5 -0.3 to VDD + 0.3 -0.3 to +5.5 -0.3 to +13 -0.3 to VDD + 0.3 -10 -30 30 160 -40 to +85 +10 to +40 -40 to +125 Ratings -0.3 to +6.5 Unit V V V V V V V V mA mA mA mA C C C
Caution
Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
Remark
Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.
Data Sheet U14022EJ1V0DS00
27
PD78F9177, 78F9177Y
Main System Clock Oscillator Characteristics (TA = -40 to +85 C, VDD = 1.8 to 5.5 V)
Resonator Ceramic resonator
VPP X1 X2
Note 2
Recommended Circuit
Parameter Oscillation frequency (fX)
Note 1
Conditions VDD = oscillation voltage range
MIN. 1.0
TYP.
MAX. 5.0
Unit MHz
C1
C2
Oscillation stabilization time
After VDD reaches oscillation voltage range MIN.
4
ms
Crystal resonator
VPP X1
X2
Oscillation frequency (fX)
Note 1
1.0
5.0
MHz
C1
C2
Oscillation stabilization time
Note 2
VDD = 4.5 to 5.5 V
10 30
ms
External clock
X1
X2
X1 input frequency (fX)
Note 1
1.0
5.0
MHz
X1 input high-/low-level width (tXH, tXL) X1 input frequency (fX)
X1 X2
Note 1
85
500
ns
VDD = 2.7 to 5.5 V
1.0
5.0
MHz
OPEN
X1 input high-/low-level width (tXH, tXL)
VDD = 2.7 to 5.5 V
85
500
ns
Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time. 2. Time required to stabilize oscillation after reset or STOP mode release. Use a resonator that stabilizes oscillation within the oscillation wait time. Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance. * Keep the wiring length as short as possible. * Do not cross the wiring with the other signal lines. * Do not route the wiring near a signal line through which a high fluctuating current flows. * Always make the ground point of the oscillator capacitor the same potential as VSS0. * Do not ground the capacitor to a ground pattern through which a high current flows. * Do not fetch signals from the oscillator. 2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock. Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.
28
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
Subsystem Clock Oscillator Characteristics (TA = -40 to +85 C, VDD = 1.8 to 5.5 V)
Resonator Crystal resonator
C3
Recommended Circuit
VPP XT1 XT2 R C4
Parameter Oscillation frequency (fXT)
Note 1
Conditions
MIN. 32
TYP. 32.768
MAX. 35
Unit kHz
Oscillation stabilization time
Note 2
VDD = 4.5 to 5.5 V
1.2
2 10
s s kHz
External clock
XT1
XT2
XT1 input frequency (fXT)
Note 1
32
35
XT1 input high-/low-level width (tXTH, tXTL)
14.3
15.6
s
Notes 1. Indicates only oscillator characteristics. Refer AC Characteristics for instruction execution time. 2. Time required to stabilize oscillation after reset or STOP mode release. Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance. * Keep the wiring length as short as possible. * Do not cross the wiring with the other signal lines. * Do not route the wiring near a signal line through which a high fluctuating current flows. * Always make the ground point of the oscillator capacitor the same potential as VSS0. * Do not ground the capacitor to a ground pattern through which a high current flows. * Do not fetch signals from the oscillator. 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used. Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.
Data Sheet U14022EJ1V0DS00
29
PD78F9177, 78F9177Y
DC Characteristics (TA = -40 to +85C, VDD = 1.8 to 5.5 V)
Parameter Output current, high Output current, low Symbol IOH Per pin Total for all pins IOL Per pin Total for all pins Input voltage, high VIH1 VIH2 P00 to P05, P10, P11,P60 to P67 P50 to P53 VDD = 2.7 to 5.5 V VDD = 2.7 to 5.5 V VDD = 1.8 to 5.5 V, TA = 25 to +85C VDD = 2.7 to 5.5 V 0.7 VDD 0.9 VDD 0.7 VDD 0.9 VDD 0.8 VDD 0.9 VDD VDD - 0.5 VDD - 0.1 0 0 0 0 0 0 0 0 VDD - 1.0 VDD - 0.5 1.0 0.5 1.0 0.4 3 Conditions MIN. TYP. MAX. -1 -15 10 80 VDD VDD 12 12 VDD VDD VDD VDD 0.3 VDD 0.1 VDD 0.3 VDD 0.1 VDD 0.2 VDD 0.1 VDD 0.4 0.1 Unit mA mA mA mA V V V V V V V V V V V V V V V V V V V V V V A
VIH3
VIH4 Input voltage, low VIL1 VIL2 VIL3 VIL4 Output voltage, high VOH
RESET, P20 to P26, P30 to P33 X1, X2, XT1, XT2 VDD = 4.5 to 5.5 V P00 to P05, P10, P11, P60 to P67 P50 to P53 RESET,P20 to P26, P30 to P33 VDD = 2.7 to 5.5 V VDD = 2.7 to 5.5 V VDD = 2.7 to 5.5 V
X1, X2, XT1, XT2 VDD = 4.5 to 5.5 V Pins other than P23, P24, P50 to P53 Pins other than P50 to P53 P50 to P53 VI = VDD VDD = 4.5 to 5.5 V, IOH = -1 mA VDD = 1.8 to 5.5 V, IOH = -100 A VDD = 4.5 to 5.5 V, IOL = 10 mA VDD = 1.8 to 5.5 V, IOL = 400 A VDD = 4.5 to 5.5 V, IOL = 10 mA VDD = 1.8 to 5.5 V, IOL = 1.6 mA Pins other than P50 to P53 (N-ch open-drain) X1, X2, XT1, and XT2 X1, X2, XT1, XT2 P50 to P53 (N-ch open drain) Pins other than P50 to P53 (N-ch open-drain) X1, X2, XT1, and XT2 X1, X2, XT1, XT2 P50 to P53 (N-ch open drain)
Output voltage, low
VOL1 VOL2
Input leakage current, high
ILIH1
Input leakage current, low
ILIH2 ILIH3 ILIL1
VI = 12 V VI = 0 V
20 20 -3
A A A
ILIL2 ILIL3 Output leakage current, high Output leakage current, low Software pull-up resistor ILOH ILOL R1 VO = VDD VO = 0 V
-20 -3
Note
A A A A
k
3 -3 50 100 200
VI = 0 V, for pins other than P23, P24, and P50 to P53
Note A low-level input leakage current of -60 A(MAX.) flows only during the 1-cycle time after a read instruction is executed to P50 to P53 and P50 to P53 are set to input mode. At times other than this, -3 A (MAX.) current flows. Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.
30
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
DC Characteristics (TA = -40 to +85 C, VDD = 1.8 to 5.5 V)
Parameter Power supply current Symbol IDD1
Note 1
Conditions 5.0-MHz crystal oscillation operating mode (C1 = C2 = 22pF)
VDD = 5.0 V 10% VDD = 3.0 V 10% VDD = 2.0 V 10%
Note 4 Note 5 Note 5 Note 4 Note 5 Note 5
MIN.
TYP. 5.0 2.0 1.5 2.0 1.0 0.75 250 200 150
MAX. 15.0 5.0 3.0 6.0 2.5 1.5 750 600 450
Unit mA mA mA mA mA mA
IDD2
Note 1
5.0-MHz crystal oscillation HALT mode (C1 = C2 = 22pF)
VDD = 5.0 V 10% VDD = 3.0 V 10% VDD = 2.0 V 10%
IDD3
Note 1
32.768-kHz crystal oscillation operating mode (C3 = C4 = 22pF, R = 220k)
Note 3
VDD = 5.0 V 10% VDD = 3.0 V 10% VDD = 2.0 V 10%
A A A
IDD4
Note 1
32.768-kHz crystal oscillation HALT mode (C3 = C4 = 22pF, R = 220k)
Note 3
VDD = 5.0 V 10% VDD = 3.0 V 10% VDD = 2.0 V 10% VDD = 5.0 V 10% VDD = 3.0 V 10% VDD = 2.0 V 10%
50 30 20 0.1 0.05 0.05 6.0 3.0 2.5
150 90 60 30 10 10 17.0 7.0 5.0
A A A A A A
mA mA mA
IDD5
Note 1
32.768-kHz crystal stop STOP mode
IDD6
Note 2
5.0-MHz crystal oscillation A/D operating mode (C1 = C2 = 22pF)
VDD = 5.0 V 10% VDD = 3.0 V 10% VDD = 2.0 V 10%
Note 4 Note 5 Note 5
Notes 1. The AVREFON (ADCS0 (bit 7 of ADM0; A/D converter mode register 0) = 1), AVDD, and the port current (including the current flowing through the internal pull-up resistors) are not included. 2. The AVREFOn (ADCS0 =1) and port current (including the current flowing through the internal pull-up resistors) are not included. Refer to the A/D converter characteristics for the current flowing through AVREF. 3. When the main system clock is stopped. 4. During high-speed mode operation (when the processor clock control register (PCC) is set to 00H.) 5. During low-speed mode operation (when PCC is set to 02H) Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.
Data Sheet U14022EJ1V0DS00
31
PD78F9177, 78F9177Y
AC Characteristics (1) Basic operation (TA = -40 to +85C, VDD = 1.8 to 5.5 V)
Parameter Cycle time (minimum instruction execution time) TI80 and TI81 input frequency TI80 and TI81 input high-/low-level width Interrupt input high/low-level width RESET input lowlevel width CPT90 input high/low-level width Symbol TCY Conditions Operation based on the main system clock VDD = 2.7 to 5.5 V MIN. 0.4 1.6 114 0 0 tTIH, tTIL VDD = 2.7 to 5.5 V 0.1 1.8 tINTH, tINTL INTP0 to INTP3 10 122 TYP. MAX. 8 8 125 4 275 Unit
s s s
MHz kHz
Operation based on the subsystem clock fTI VDD = 2.7 to 5.5 V
s s s s s
tRSL
10
tCPH, tCPL
10
TCY vs VDD (main system clock)
60
10
Cycle time TCY [ s]
2.0 1.0 0.5 0.4
Guaranteed operation range
0.1 1 2 3 4 5 6 Supply voltage VDD [V]
32
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
(2) Serial interface (TA = -40 to +85 C, VDD = 1.8 to 5.5 V) (a) 3-wire serial I/O mode (SCK20...Internal clock)
Parameter SCK20 cycle time Symbol tKCY1 VDD = 2.7 to 5.5 V Conditions MIN. 800 3200 SCK20 high-/lowlevel width SI20 setup time (to SCK20 ) SI20 hold time (from SCK20 ) SO20 output delay time from SCK20 tKH1, tKL1 VDD = 2.7 to 5.5 V tKCY1/2-50 tKCY1/2-150 tSIK1 VDD = 2.7 to 5.5 V 150 500 tKSI1 VDD = 2.7 to 5.5 V 400 600 tKSO1 R = 1 k, C = 100 pF
Note
TYP.
MAX.
Unit ns ns ns ns ns ns ns ns
VDD = 2.7 to 5.5 V
0 0
250 1000
ns ns
Note R and C are the load resistance and load capacitance of the SO20 output line. (b) 3-wire serial I/O mode (SCK20...External clock)
Parameter SCK20 cycle time Symbol tKCY2 VDD = 2.7 to 5.5 V Conditions MIN. 900 3500 SCK20 high-/lowlevel width SI20 setup time (to SCK20 ) SI20 hold time (from SCK20 ) SO20 output delay time from SCK20 SO20 setup time (when using SS20, to SS20 ) SO20 disable time (when using SS20, from SS20 ) tKH2, tKL2 VDD = 2.7 to 5.5 V 400 1600 tSIK2 VDD = 2.7 to 5.5 V 100 150 tKSI2 VDD = 2.7 to 5.5 V 400 600 tKSO2 R = 1 k, C = 100 pF tKAS2
Note
TYP.
MAX.
Unit ns ns ns ns ns ns ns ns
VDD = 2.7 to 5.5 V
0 0
300 1000 120 400
ns ns ns ns ns ns
VDD = 2.7 to 5.5 V
tKDS2
VDD = 2.7 to 5.5 V
240 800
Note R and C are the load resistance and load capacitance of the SO20 output line. (c) UART mode (dedicated baud rate generator output)
Parameter Transfer rate
Symbol VDD = 2.7 to 5.5 V
Conditions
MIN.
TYP.
MAX. 78125 19531
Unit bps bps
Data Sheet U14022EJ1V0DS00
33
PD78F9177, 78F9177Y
(d) UART mode (external clock input)
Parameter ASCK20 cycle time ASCK20 high-/lowlevel width Transfer rate Symbol tKCY3 VDD = 2.7 to 5.5 V Conditions MIN. 900 3500 tKH3, tKL3 VDD = 2.7 to 5.5 V 400 1600 VDD = 2.7 to 5.5 V 39063 9766 ASCK20 rise time, fall time tR, tF 1 TYP. MAX. Unit ns ns ns ns bps bps
s
34
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
(3) Serial interface SMB0 (TA = -40 to +85 C, VDD = 1.8 to 5.5 V) (PD78F9177Y only) (a) DC Characteristics
Parameter Input voltage, high Input voltage, low Output voltage, high Input leakage current, high Input leakage current, low Symbol VIH VIL VOL Conditions SCL0, SDA0 (at hysteresis) SCL0, SDA0 (at hysteresis) SCL0, SDA0 VDD = 4.5 to 5.5 V, IOL = 10 mA VDD = 1.8 to 5.5 V, IOL = 400 A ILIH SCL0, SDA0 VI = VDD MIN. 0.8 VDD 0 TYP. MAX. VDD 0.2 VDD 1.0 0.5 3 -3 Unit V V V V
A A
ILIL
SCL0, SDA0
VI = 0 V
(b) DC Characteristics (When using comparator)
Parameter Input range Symbol VSDA, VSCL VISDA, VISCL VDD = 1.8 to 5.5 V 4.5 VDD 5.5 V 3.3 VDD < 4.5 V 2.7 VDD < 3.3 V 1.8 VDD < 2.7 V Input level threshold value VISMB LVL01, LVL00 = 0, 1 LVL01, LVL00 = 1, 0 LVL01, LVL00 = 1, 1 Conditions MIN. 0 TYP. MAX. 5.5 Unit V
Transfer level
0.72 VISMB 0.78 VISMB 0.75 VISMB 0.90 VISMB
VISMB VISMB VISMB VISMB 0.25 x VDD 0.375 x VDD 0.5 x VDD
1.28 VISMB 1.22 VISMB 1.25 VISMB 1.45 VISMB
V V V V V V V
Note VISMB is an input level threshold value selected by bits LVL00 and LVL01 (bits 0 and 1 of SMB input level setting register 0 (SMBVI0)). According to the SMB standard (V1.1), the maximum value of low-level input voltage is 0.8 V, and the minimum value of high-level input voltage, 2.1 V. To satisfy these conditions, set LVL01 and LVL00 as follows; * When VDD = 1.8 to 3.3 V: LVL01, LVL00 = 1, 1 (0.5 x VDD) * When VDD = 3.3 to 4.5 V: LVL01, LVL00 = 1, 0 (0.375 x VDD) * When VDD = 4.5 to 5.5 V: LVL01, LVL00 = 0, 1 (0.25 x VDD) "LVL01, LVL00 = 0, 0" is not available since this setting does not satisfy the SMB standard (V1.1).
Data Sheet U14022EJ1V0DS00
35
PD78F9177, 78F9177Y
(c) AC Characteristics
SMB Mode Parameter Symbol MIN. SCL0 clock frequency Bus free time (between stop and start condition) Hold time
Note1
Standard Mode I C Bus
2
High-speed Mode I C Bus Unit MAX. 400 - kHz
2
MAX. 100 -
MIN. 0 4.7
MAX. 100 -
MIN. 0 1.3
fCLK tBUF
10 4.7
s
tHD:STA tSU:STA tSU:STO tHD:DAT
4.0 4.7 4.0 -
- - - - - - - 50 300 1000 -
4.0 4.7 4.0 5 -
- - - - - - - - 300 1000 - - - -
0.6 0.6 0.6 -
Note2
- - - -
Note3
s s s s
ns
Start/restart condition setup time Stop condition setup time Data hold When using CBUScompatible master time When using SMB/IIC bus Data setup time SCL0 clock low-level width SCL0 clock high-level width SCL0 and SDA0 signal fall time SCL0 and SDA0 signal rise time Spike pulse width controlled by input filter Timeout Total extended time of SCL0 clock low-level period (slave) Total extended time of cumulative clock low-level period (master) Capacitive load per each bus line
300
0
900
tSU:DAT tLOW tHIGH tF tR tSP
250 4.7 4.0 - - -
250 4.7 4.0 - - - - - - -
100
Note4
- - - 300 300 50 - - -
ns
1.3 0.6 - - 0 - - - -
s s
ns ns ns
tTIMEOUT tLOW:SEXT
25 - - -
35 25
ms ms
tLOW:MEXT
10 -
ms
Cb
400
400
pF
Notes 1. In the start condition, the first clock pulse is generated after this hold time. 2. To fill in the underfined area of the SCL0 falling edge, it is necessary for the device to internally provide at least 300 ns of hold time for the SDA0 signal (which is VIHmin. of the SCL0 signal). 3. If the device does not extend the SCL0 signal low hold time (tLOW), only maximum data hold time tHD:DAT needs to be fulfilled. 4. The high-speed mode I C bus is available in the SMB mode and the standard mode I C bus system. At this time, the conditions described below must be satisfied. If the device extends the SCL0 signal low state hold time tSU:DAT 250 ns If the device extends the SCL0 signal low state hold time Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released (tRmax.+ tSU:DAT = 1000 + 250 = 1250 ns by the SMB mode or the standard mode I C bus specification).
2 2
2
36
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
AC Timing Measurement Points (excluding the X1 and XT1 inputs)
0.8 VDD 0.2 VDD
Point of measurement
0.8 VDD 0.2 VDD
Clock Timing
1/fX tXL tXH VIH4 (MIN.) VIL4 (MAX.)
X1 input
1/fXT tXTL tXTH VIH4 (MIN.) VIL4 (MAX.)
XT1 input
TI Timing
1/fTI tTIL tTIH
TI80, TI81
Data Sheet U14022EJ1V0DS00
37
PD78F9177, 78F9177Y
Interrupt Input Timing
tINTL tINTH
INTP0-INTP3
RESET Input Timing
tRSL
RESET
CPT90 Input Timing
tCPL tCPH
CPT90
38
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
Serial Transfer Timing 3-wire serial I/O mode:
tKCYm tKLm tKHm
SCK20
tSIKm
tKSIm
SI20
Input data
tKSOm
SO20
Output data
Remark
m = 1, 2
3-wire serial I/O mode (when using SS20):
SS20 tKAS2 tKDS2
SO20
Output data
UART mode (external clock input):
tKCY3 tKL3 tR ASCK20 tKH3 tF
Data Sheet U14022EJ1V0DS00
39
PD78F9177, 78F9177Y
SMB mode:
tLOW SCL0 tF tSU:STA tHD:STA tSP tSU:STO tR
tHD:DAT tHD:STA
tHIGH tSU:DAT
SDA0 tBUF Stop condition Start condition Restart condition Stop condition
40
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
10-Bit A/D Converter Characteristics (TA = -40 to +85 C, 1.8 AVREF AVDD = VDD 5.5 V, AVSS = VSS = 0 V)
Parameter Resolution Overall error
Note
Symbol
Conditions
MIN. 10
TYP. 10 0.2 0.4 0.8
MAX. 10 0.4 0.6 1.2 100 100 100 0.4 0.6 1.2 0.4 0.6 1.2 2.5 4.5 8.5 1.5 2.0 3.5
Unit bit %FSR %FSR %FSR
4.5 V AVREF AVDD 5.5 V 2.7 V AVREF AVDD 5.5 V 1.8 V AVREF AVDD 5.5 V 4.5 V AVREF AVDD 5.5 V 2.7 V AVREF AVDD 5.5 V 1.8 V AVREF AVDD 5.5 V
Conversion time
tCONV
14 14 28
s s s
%FSR %FSR %FSR %FSR %FSR %FSR LSB LSB LSB LSB LSB LSB V V k
Zero-scale error
Note
4.5 V AVREF AVDD 5.5 V 2.7 V AVREF AVDD 5.5 V 1.8 V AVREF AVDD 5.5 V
Full-scale error
Note
4.5 V AVREF AVDD 5.5 V 2.7 V AVREF AVDD 5.5 V 1.8 V AVREF AVDD 5.5 V 4.5 V AVREF AVDD 5.5 V 2.7 V AVREF AVDD 5.5 V 1.8 V AVREF AVDD 5.5 V 4.5 V AVREF AVDD 5.5 V 2.7 V AVREF AVDD 5.5 V 1.8 V AVREF AVDD 5.5 V
Integral linearity error
Note
INL
Differential linearity error
Note
DNL
Analog input voltage Reference voltage Resistance between AVREF and AVSS
VIAN AVREF RAIREF
0 1.8 20 40
AVREF AVDD
Note Excludes quantization error (0.05%FSR).
Remark
FSR: Full scale range
Data Sheet U14022EJ1V0DS00
41
PD78F9177, 78F9177Y
FLASH MEMORY WRITE/DELETE CHARACTERISTICS (TA = 10 to 40 C, VDD = 1.8 to 5.5 V)
Parameter Write current (VDD pin)
Note
Symbol IDDW
Conditions When VPP supply voltage = VPP1 (5.0-MHz crystal oscillation operation mode)
MIN.
TYP.
MAX. 18
Unit mA
Write current (VPP pin)
Note
IPPW
When VPP supply voltage = VPP1
7.5
mA
Delete current (VDD pin)
Note
IDDE
When VPP supply voltage = VPP1 (5.0-MHz crystal oscillation operation mode)
18
mA
Delete current (VPP pin)
Note
IPPE
When VPP supply voltage = VPP1
100
mA
Unit delete time Total delete time Write count VPP supply voltage
ter tera Delete/write are regarded as 1 cycle VPP0 VPP1 In normal operation During flash memory programming
0.5
1
1 20 20
s s Times V V
0 9.7 10.0
0.2VDD 10.3
Note The current flowing to the ports (including the current flowing through an on-chip pull-up resistor) and AVDD current are not included. Data Memory Stop Mode Low Power Supply Voltage Data Retention Characteristics (TA = -40 to +85 C)
Parameter Data retention power supply voltage Release signal set time Oscillation stabilization Note 1 wait time Symbol VDDDR Conditions MIN. 1.8 TYP. MAX. 5.5 Unit V
tSREL tWAIT Release by RESET Release by interrupt request
0 2 /fX Note 2
15
s
s s
Notes 1. 2.
The oscillation stabilization time is the time the CPU operation is stopped to prevent unstable operation when oscillation starts. By using bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register (OSTS), 212/fX, 215/fX, or 217/fX can be selected.
Remark
fX: Main system clock oscillation frequency
42
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
Data Retention Timing (STOP Mode Release by RESET)
Internal reset operation HALT mode STOP mode Data retention mode Operating mode
VDD
VDDDR STOP instruction execution
tSREL
RESET
tWAIT
Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)
HALT mode STOP mode Data retention mode Operating mode
VDD
VDDDR STOP instruction execution Standby release signal (interrupt request)
tSREL
tWAIT
Data Sheet U14022EJ1V0DS00
43
PD78F9177, 78F9177Y
8. CHARACTERISTICS CURVES
(TA = 25 C) 10.0
Main system clock operating mode (PCC1 = 0, CSS0 = 0)
Main system clock operating mode (PCC1 = 1, CSS0 = 0) 1.0 Main system clock operation HALT mode (PCC1 = 1, CSS0 = 0) Main system clock operation HALT mode (PCC1 = 1, CSS0 = 0)
0.5
Supply current IDD (mA)
0.1
Subsystem clock operating mode (CSS0 = 1, MCC = 1)
0.05
Subsystem clock operation HALT mode (CSS0 = 1, MCC = 1) 0.01
0.005
X1
XT2 X2 XT1 Crystal Crystal resonator resonator 220 k 5.0 MHz 32.768 kHz 22 pF VSS 33 pF VSS 33 pF
22 pF
0.001 0 1 2 3 4 Supply voltage VDD (V) 5 6 7 8
44
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
9. PACKAGE DRAWING
44 PIN PLASTIC QFP (10x10)
A B
33 34
23 22
detail of lead end S P C D R T
44 1
12 11
L U
Q
F J G H I
M
K M N
NOTE Each lead centerline is located within 0.16 mm of its true position (T.P.) at maximum material condition.
S
S
ITEM A B C D F G H I J K L M N P Q R S U MILLIMETERS 12.00.2 10.00.2 10.00.2 12.00.2 1.0 1.0 0.37 +0.08 -0.07 0.2 0.8 (T.P.) 1.00.2 0.5 0.17 +0.03 -0.06 0.10 1.40.05 0.10.05 3 +4 -3 1.6 MAX. 0.60.15 S44GB-80-8ES-1
Data Sheet U14022EJ1V0DS00
45
PD78F9177, 78F9177Y
48-PIN PLASTIC TQFP (FINE PITCH) (7x7)
A B detail of lead end S P C D R
48 1 13 12
36 37
25 24
T
L U
Q
F G H I
M
J
K S N S M
NOTE Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
ITEM A B C D F G H I J K L M N P Q R S
MILLIMETERS 9.00.2 7.00.2 7.00.2 9.00.2 0.75 0.75 0.22 +0.05 -0.04 0.10 0.5 (T.P.) 1.00.2 0.50.2 0.17 +0.03 -0.07 0.08 1.00.1 0.10.05 3+4 -3 1.27 MAX. P48GA-50-9EU
46
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
10. RECOMMENDED SOLDERING CONDITIONS
The PD78F9177 and PD789177Y should be soldered and mounted under the following recommended conditions. For the details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E). For soldering methods and conditions other than those recommended below, contact your NEC sales representative. Table 10-1. Surface Mounting Type Soldering Conditions (1/2)
PD78F9177GB-8ES: 44-pin plastic LQFP (10 x 10) PD78F9177YGB-8ES: 44-pin plastic LQFP (10 x 10)
Recommended Condition Symbol IR35-00-2
Soldering Method Infrared reflow
Soldering Conditions Package peak temperature: 235 C, Time: 30 seconds max. (at 210 C or higher), Count: Twice or less Package peak temperature: 215 C, Time: 40 seconds max. (at 200 C or higher), Count: Twice or less Solder bath temperature: 260 C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120 C max. (package surface temperature) Pin temperature: 300 C max., Time: 3 seconds max. (per pin row)
VPS
VP15-00-2
Wave soldering
WS60-00-1
Partial heating
-
Caution
Do not use different soldering methods together (except for partial heating). Table 10-1. Surface Mounting Type Soldering Conditions (2/2)
PD78F9177YGA-9EU: 48-pin plastic TQFP (7 x 7)
Recommended Condition Symbol IR35-103-2
Soldering Method Infrared reflow
Soldering Conditions Package peak temperature: 235 C, Time: 30 seconds max. Note (at 210 C or higher), Count: Twice or less, Number of days:3 (After that, prebaking sis necessary at 125 C for 10 hours) Package peak temperature: 215 C, Time: 40 seconds max. Note (at 200 C or higher), Count: Twice or less, Number of days:3 (After that, prebaking sis necessary at 125 C for 10 hours) Pin temperature: 300 C max., Time: 3 seconds max. (per pin row)
VPS
VP15-103-2
Partial heating
-
Note The number of days for storage at 25C, 65% RH MAX after the dry pack has been opened. Caution Do not use different soldering methods together (except for partial heating).
Data Sheet U14022EJ1V0DS00
47
PD78F9177, 78F9177Y
APPENDIX A. DIFFERENCES BETWEEN PD78F9177, 78F9177Y, AND MASK ROM VERSIONS
The PD78F9177 and PD78F9177Y are flash memory version of the Mask ROM version. The differences between the PD78F9177, 78F9177Y and the Mask ROM versions are shown in Table A-1. Table A-1. Differences between PD78F9177, 78F9177Y and Mask ROM Versions
Product Name Flash Memory Version Mask ROM Version
PD78F9177, 78F9177Y
Item Internal memory VPP pin Pull-up resistor A/D resolution ROM High-speed RAM 24 KB 512 bytes Provided 17 (Software control) 10 bits
PD789166, 789166Y
789176, 789176Y 16 KB
PD789167, 789167Y
789177, 789177Y 24 KB
Not provided 21 (Software control: 17, mask option specification: 4) 8 bits (PD789166, 789167, 789166Y, 789167Y) 10 bits (PD789176, 789177, 789176Y, 789177Y)
Electrical specifications
See the relevant data sheet
Cautions 1. There are differences in the amount of noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass producing it with the mask ROM versions, be sure to conduct sufficient evaluations on the commercial samples (CS) (not engineering sample, ES) of the mask ROM version. 2. When the PD78F9177, a flash memory counterpart of the PD789166 or PD789167, is used, however, ADCR0 can be manipulated with an 8-bit memory manipulation instruction. In this case, use an object file assembled with the PD789166 or PD789167. The same is also true for the PD78F9177Y, a flash memory counterpart of the
PD789166Y or PD789167Y. When the PD78F9177Y is used, ADCR0 can be
manipulated with an 8-bit memory manipulation instruction. In this case, use an object file assembled with the PD789166Y or PD789167Y.
48
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
APPENDIX B. DEVELOPMENT TOOLS
The following development tools are available for developing systems using the PD78F9177 and PD78F9177Y. Language Processing Software
RA78K0S
Notes 1, 2, 3 Notes 1, 2, 3 Notes 1, 2, 3 Notes 1, 2, 3
Assembler package common to 78K/0S Series C compiler package common to 78K/0S Series Device file for PD789167, 789177, 789167Y, and 789177Y Subseries C compiler library source file common to 78K/0S Series
CC78K0S
DF789177
CC78K0S-L
Flash Memory Writing Tools
Flashpro lIl (Part No. FL-PR3 FA-44GB-8ES FA-48GA
Note 4
Flash programmer dedicated for on-chip flash memory microcontrollers , PG-FP3) Flash memory programming adapter for 44-pin plastic LQFP (GB-8ES type) Flash memory programming adapter for 48-pin plastic TQFP (fine pitch) (GA-9EU type)
Note 4
Debugging Tools(1/2)
IE-78K0S-NS In-circuit emulator In-circuit emulator used to debug hardware or software when application systems which use the 78K/0S Series are developed. The IE-78K0S-NS supports an integrated debugger (ID78K0S-NS). The IE-78K0S-NS is used in combination with an interface adapter for connection to an AC adapter, emulation probe, or host machine. Adapter used to supply power from a 100- to 240-V AC outlet
IE-70000-MC-PS-B AC adapter IE-70000-98-IF-C Interface adapter IE-70000-CD-IF-A PC card/interface IE-70000-PC-IF-C Interface adapter IE-70000-PCI-IF Interface adapter IE-789177-NS-EM1 Emulation board NP-44GB
Note 4
Adapter required when using the PC-9800 series (excluding notebook PCs) as the host machine for the IE-78K0S-NS (C bus supported) PC card and interface cable required when using a notebook PC as the host machine for the IE-78K0S-NS (PCMCIA socket supported) Adapter required when using an IBM PC/AT the IE-78K0S-NS (ISA bus supported) Adapter required when using a PC equipped with a PCI bus as the host machine for the IE-78K0S-NS Emulation board used to emulate the peripheral hardware specific to the device. This is used in combination with the in-circuit emulator. Board to connect an in-circuit emulator to the target system. This is used in combination with the EV-9200G-44 EV-9200G-44 conversion socket Conversion socket to connect the target system board on which a 44-pin plastic LQFP can be mounted and the NP-44GB Board to connect an in-circuit emulator to the target system. This is used in combination with the TGB-044SAP. TGB-044SAP
Note 5 TM
or compatible as the host machine for
Emulation probe
NP-44GB-TQ
Note 4
Emulation probe
conversion socket
Conversion socket to connect the target system board on which a 44-pin plastic LQFP can be mounted and the NP-44GB-TQ
Data Sheet U14022EJ1V0DS00
49
PD78F9177, 78F9177Y
Debugging Tools(2/2)
NP-48GA
Note 4
Emulation probe TGA-048SDP
Notes 1, 2 Notes 1, 2
Board to connect an in-circuit emulator to the target system. This is used in combination with the TGA-048SDP.
Note 5
conversion socket SM78K0S
Conversion socket to connect the target system board on which a 48-pin plastic TQFP (fine pitch) can be mounted and the NP-48GA System simulator common to 78K/0S Series Integrated debugger common to 78K/0S Series Device file for PD789167, 789177, 789167, and 789177Y Subseries
ID78K0S-NS DF789177
Notes 1, 2
Real-Time OS
MX78K0S
Notes 1, 2
OS for 78K/0S Series
TM
Notes 1. Based on the PC-9800 series (Japanese Windows ) 2. Based on IBM PC/AT and compatibles (Japanese Windows/English Windows) 3. Based on the HP9000 series 700 (NEWS-OS ) 4. Product made by and available from Naito Densei Machida Mfg. Co., Ltd. (+81-44-822-3813). 5. Product made by TOKYO ELETECH CORPORATION. Refer to: Daimaru Kogyo, Ltd. Tokyo Electronic Division (+81-3-3820-7112) Osaka Electronic Division (+81-6-6244-6672)
TM TM
(HP-UX ), SPARCstation
TM
TM
(SunOS , Soraris ), and NEWS
TM
TM
TM
Remark
The RA78K0S, CC78K0S, and SM78K0S can be used in combination with the DF789177.
50
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
APPENDIX C. RELATED DOCUMENTS
Documents Related to Devices
Document Name Document No. Japanese English U14017E
PD789166, 167, 176, 177, 166Y, 167Y, 176Y, 177Y, 166(A), 167(A), 176(A), 177(A), 166Y(A), 167Y(A), 176Y(A), 177Y(A) Data Sheet PD78F9177, 78F9177Y Data Sheet PD789167, 789177, 789167Y, 789177Y Subseries User's Manual
78K/0S Series Instruction User's Manual
U14017J
U14022J U14186J U11047J
This manual U14186E U11047E
Document Related to Development Tools (User's Manuals)
Document Name Document No. Japanese RA78K0S Assembler Package Operation Assembly Language Structured Assembly Language CC78K0S C Compiler Operation Language SM78K0S System Simulator Windows based SM78K Series System Simulator Reference External Parts User Open Interface Specifications Reference U11622J U11599J U11623J English U11622E U11599E U11623E
U11816J U11817J U11489J U10092J
U11816E U11817E U11489E U10092E
ID78K0S-NS Windows based IE-78K0S-NS In-circuit Emulator IE-789177-NS-EM1 Emulation Board
U12901J U13549J U14621J
U12901E U13549E U14621E
Documents Related to Embedded Software (User's Manuals)
Document Name Document No. Japanese OS for 78K/0S Series MX78K0S Fundamental U12938J English U12938E
Caution
The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.
Data Sheet U14022EJ1V0DS00
51
PD78F9177, 78F9177Y
Other Documents
Document Name Document No. Japanese SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM) Semiconductor Device Mounting Technology Manual Quality Grades on NEC Semiconductor Device NEC Semiconductor Device Reliability/Quality Control System Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) Guide to Microcomputer-Related Products by Third Party X13769X C10535J C11531J C10983J C11892J U11416J C10535E C11531E C10983E C11892E - English
Caution
The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.
The related document indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.
52
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
[MEMO]
Data Sheet U14022EJ1V0DS00
53
PD78F9177, 78F9177Y
NOTES FOR CMOS DEVICES
1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it. 2 HANDLING OF UNUSED INPUT PINS FOR CMOS Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices. 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.
EEPROM is a trademark of NEC Corporation. Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries. PC/AT is a trademark of International Business Machines Corporation. HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company. SPARCstation is a trademark of SPARC International, Inc. Solaris and SunOS are trademarks of Sun Microsystems, Inc. NEWS and NEWS-OS are trademarks of SONY Corporation.
54
Data Sheet U14022EJ1V0DS00
PD78F9177, 78F9177Y
Regional Information
Some information contained in this document may vary from country to country. Before using any NEC product in your application, pIease contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:
* * * * *
Device availability Ordering information Product release schedule Availability of related technical literature Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth) Network requirements
*
In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.
NEC Electronics Inc. (U.S.)
Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288
NEC Electronics (Germany) GmbH
Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580
NEC Electronics Hong Kong Ltd.
Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd. NEC Electronics (France) S.A.
Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99 Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411
NEC Electronics (Germany) GmbH
Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490
NEC Electronics (France) S.A. NEC Electronics (UK) Ltd.
Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290 Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583
NEC Electronics Taiwan Ltd. NEC Electronics Italiana s.r.l.
Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99
NEC Electronics (Germany) GmbH
Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388
Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951
NEC do Brasil S.A.
Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829
J00.7
Data Sheet U14022EJ1V0DS00
55
PD78F9177, 78F9177Y
* The information in this document is current as of August, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information. * No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document. * NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. * Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information. * While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features. * NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application. "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support) "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc. The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application. (Note) (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries. (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).
M8E 00. 4

▲Up To Search▲

Price & Availability of UPD78F9177

	To Download UPD78F9177 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .